

a converter which converts said graphic data temporarily stored in said storage into serial data which is supplied to at least one output terminal, said at least one output terminal being connected to said memory controller.

<sup>34 44</sup>  
~~44.~~ A memory controller according to claim <sup>43</sup>~~43~~, wherein said successive groups of m bits of data from said m bit terminals are read out of said memory by performing plural read operations within a memory cycle based on an address specified by said processor.

<sup>37 45</sup>  
~~45.~~ A memory controller according to claim <sup>44</sup>~~44~~, wherein said n bits of data is applied to said processor through said n bit terminals in a unit of time more than two times said memory cycle.

<sup>38 46</sup>  
~~46.~~ A memory controller according to claim <sup>43</sup>~~43~~, wherein said successive groups of m bits of data each includes an m bit portion of said n bits of data. --

#### REMARKS


Entry of the above amendments prior to examination is respectfully requested.

Please charge any shortage in fees due in connection with the filing of this paper, or credit any overpayment of fees,

to the deposit account of Antonelli, Terry, Stout & Kraus,  
LLP, Deposit Account No. 01-2135 (500.26967RC1).

Respectfully submitted,

ANTONELLI, TERRY, STOUT & KRAUS

  
\_\_\_\_\_  
Carl I. Brundidge  
Registration No. 29,621

RECEIVED  
JUN 7 2000  
TC 2700 RAIL ROOM

CIB/jdc  
(703) 312-6600

